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Abstract—Using wide bandgap (WBG) devices has been a
promising solution to improve the efficiency of power inverters for
photovoltaic (PV) applications. However, for multilevel inverters,
using WBG devices to improve the inverter efficiency can increase
the system cost dramatically due to the high price of WBG devices
in the present market as well as the large number of power
devices typically required in multilevel inverter topologies. In this
paper, a five-level transistor clamped H-bridge (TCHB) inverter
will be further investigated. This inverter requires much lower
number of semiconductor switches and fewer isolated dc sources
than the conventional cascaded H-bridge inverter. To improve the
inverter efficiency, semiconductor switches operating at carrier
frequency will be configured by Silicon Carbide (SiC) devices
to reduce the dominant switching losses, while the switches
operating at fundamental output frequency (i.e., grid frequency)
will be constituted by Silicon (Si) devices. As a result, both of
the peak efficiency and California Energy Commission (CEC)
efficiency of the TCHB inverter are significantly improved and
dramatic system cost increase is avoided. In addition, due to the
faster saturation characteristic of the IGBT devices, the large
short-circuit current in SiC MOSFETs is constrained under
the condition of load short-circuit faults. In other words, this
proposed “SiC+Si” hybrid TCHB inverter can ride through a
load short-circuit fault. Simulation and experimental results are
presented to confirm the benefits of this proposed hybrid TCHB
inverter.
Index Terms—Multilevel inverter, high efficiency, Silicon Car-
bide, hybrid configuration, photovoltaic applications.
I. INTRODUCTION
Multilevel inverters have a number of attractive features,
such as the capability of withstanding high voltage, low output
harmonic distortion and dv/dt, and the like [1]. Therefore,
multilevel inverters have been widely applied in various appli-
cations such as renewable energy generations, energy storage,
high-voltage direct current power transmission, and medium-
voltage motor drives. However, one drawback with multilevel
inverters is the large number of switching devices required in
their circuit topologies, which may increase the system cost
and failure probability. On the other hand, to improve the ef-
ficiency of multilevel inverters especially for PV applications,
using wide bandgap (WBG) devices such as Silicon Carbide
(SiC) MOSFETs in multilevel inverters may not be a feasible
solution in practice, due to the high cost of WBG devices and
the fierce competition of solar inverters in the present market.
Recently, transistor clamped H-bridge (TCHB) multilevel
inverter has received increasing interests due to the much lower
number of switching devices and fewer dc sources demanded
in the circuit topology [2–6], in comparison to conventional
cascaded H-bridge multilevel inverters, as shown in Fig. 1 and
Fig. 2, respectively. It can be seen that the TCHB inverter only
consists of two major parts, namely, a neutral-point clamping
circuit and an H-bridge. Typically, the neutral point clamping
circuit is operated at carrier frequency, while the H-bridge is
switched at much lower frequency. Particularly, the second
phase leg of the H-bridge (i.e., S4 and S5 shown in Fig.
1) is generally modulated at fundamental output frequency
(i.e., grid frequency). To improve the efficiency of the TCHB
inverter, a cost-effective approach based on configuring the
neutral point clamping circuit with WBG devices while keep
part of the H-bridge with Silicon IGBTs will be proposed and
investigated in this paper. The circuit topology of this hybrid
5-level TCHB inverter is shown in Fig. 3. As can be seen,
switching devices S1 - S3 are configured by SiC MOSFETs,
and diodes D1 - D4 are constituted by SiC Schottky barrier
diodes (SBD). The rest switches, S4−S5, will be configured by
low-cost Si IGBTs. The advantages and performance of such
a hybrid TCHB inverter will be presented in other following
sections.
The remainder content of this paper is organized as follows.
In Section II, the operating principle of this “SiC+Si” hybrid
TCHB inverter will be introduced. In Section III, power device
specifications, thermal modeling, and efficiency simulation of
a five-level TCHB inverter will be presented. In Section IV,
experimental implementation and verification of the five-level
TCHB inverter will be detailed. Finally, conclusions will be
given in Section V.
II. THE PROPOSED “SIC+SI” HYBRID TRANSISTOR
CLAMPED H-BRIDGE INVERTER
The circuit topology of a five-level TCHB inverter is shown
in Fig. 1. As can be seen, the neutral-point clamping circuit,
Authors’ manuscript version accepted for publication. The final published version is copyrighted by IEEE and available as: Y. Zhang, J. He, S. Padmanaban and D. M. Ionel,
“Transistor-Clamped Multilevel H-Bridge Inverter in Si and SiC Hybrid Configuration for High-Efficiency Photovoltaic Applications, ” 2018 IEEE Energy Conversion Congress
and Exposition (ECCE), Portland, OR, Sept 2018, 6p, doi: 10.1109/ECCE.2018.8557394. ©2018 IEEE Copyright Notice. “Personal use of this material is permitted. Permission
from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new
collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.”
Fig. 1. Topology of a 5-level TCHB inverter.
Fig. 2. Topology of a 5-level cascaded H-bridge inverter.
Fig. 3. The proposed “SiC+Si” hybrid 5-level TCHB inverter.
constituted by four diodes and one switch, generates voltage
levels of Vin/2 and (−Vin)/2. Accordingly, five-level voltage
outputs can be obtained from the TCHB inverter, namely, Vin,
Vin/2, 0, (−Vin)/2, and −Vin, by providing proper switching
patterns to the switches. S4 and S5 are operated at fundamental
frequency, while the switches S1 - S3 will be switching at
much higher carrier frequency.
In this paper, considering that SiC devices have much lower
switching losses than their Si counterparts due to their wide
bandgap material characteristics [7, 8], SiC MOSFETs are
employed for the high-frequency switches S1 - S3 to improve
the efficiency of the TCHB inverter, while the low-frequency
switches S4 and S5 are still configured by the low-cost Si
IGBTs, as illustrated in Fig. 3. The following sections will
confirm the advantages and performance of this proposed hy-
brid TCHB inverter with simulation and experimental results.
III. MODELING AND SIMULATION OF THE PROPOSED
HYBRID TCHB INVERTER
To evaluate the efficiency improvement and other per-
formance of the “SiC+Si” hybrid TCHB inverter, thermal
modeling of a single-phase 5-level TCHB inverter has been
conducted in ANSYS Simplorer software environment, and
the associated simulation results are presented and discussed
as follows.
A. Sizing of the 5-level TCHB Inverter
The simulation modeling is based on a single-phase 5-
level TCHB inverter used for PV applications, with a rated
power of 500W. The nominal dc bus voltage is 120V deriving
from four series connected PV panels, with each rated at
30V. An RL load is interconnected between the two phase
legs (Rload =100Ω, Lload =12mH). The rated fundamental
frequency is 50Hz, and the carrier frequency is set at 1kHz.
Infineon IGBTs IKP08N65H5 [9] (650V/12A, integrated with
soft antiparallel diodes) are selected for S4 - S5 and their
freewheeling diodes in the proposed TCHB inverter. Also, SiC
MOSFETs (Rohm SCT3120AL, 650V/15A) are selected for
all the switches operated close to the carrier frequency, and
SiC Schottky barrier diodes (Rohm SCS212AJHR, 650V/12A)
are used for all the four clamping diodes in the TCHB inverter
[10]. Based on the device thermal modeling, the comparison
of the efficiency and other performance between the all-Si
TCHB inverter and the proposed hybrid TCHB inverter will
be simulated and presented as follows.
B. PWM Modulation
Regarding the PWM strategies, the existing PWM method
for the TCHB inverter has been developed and is named
as Single Reference Double Carriers (SRDC) method [2],
as shown in Fig. 4a. However, as reported in [11] such
SRDC method has a higher Total Harmonic Distortion (THD)
under certain conditions. Therefore, in this paper, a Double
Reference Single Carrier (DRSC) PWM method is adopted,
which has better THD performance [11].
The modulation index is defined as follows:
m =
Vref
2VCr
(1)
where Vref and VCr represent the amplitude of the voltage
reference and the amplitude of the carrier signal, respectively.
The switching period ∆t can be calculated by:
∆t =
2πf1
fs
(2)
where f1 and fs represent the fundamental frequency and the
switching frequency, respectively. In every switching period,
the average voltage can be calculated by:
V = 2Vs
2δ −∆t
δ
(3)
where the upper voltage Vs is over the period of δ and the
−Vs is for the period (∆t− δ), respectively.
If the reference voltage can be defined as:
vref = Vmsinθ (4)
then, the volt-second area A can be obtained by integrating
(4), when the period δ is small enough. On this basis, the
switching angle can be obtained as:
δsw = (∆t/4) + (∆t/4)Msin(t− δ) (5)
However, such a PWM modulation method has certain
drawbacks especially at light load conditions, such as the
degradation of the efficiency and the THD. As a result, the
DRSC PWM method is employed here, as shown in Fig. 4b.
Similar to the development of the SRDC PWM method,
reference vref1 and vref2 can be derived from a full sinusoidal
voltage reference. As a result, the voltage reference is defined
as:
vref = Vrefsinθ (6)
vref1 = |1− vref | (7)
vref1 = |2− vref | (8)
Specifically, two rectified sinewave reference signals and
one triangular carrier signal are utilized in this modulation
scheme. When the triangular carrier signal is between the two
rectified sinewave reference signals, the switch S1 is turned on
and turned off otherwise. The switch S2 is turned on when the
carrier signal is higher than the reference-1 signal in first half
period or lower than the reference-2 signal in the second half
period. The switch S3 is turned on when the carrier signal is
lower than the reference-2 signal in first half period or higher
than the reference-1 in the second half period. As shown in
Fig. 4b, S4 and S5 are operated at a fundamental frequency,
while the switches S1 - S3 will be switching at a much higher
carrier frequency.
C. PV Array and MPPT Modeling
A solar array with the maximum power point track-
ing (MPPT) strategy is modeled based on SunTech Power
STP235-20 which provides 170V/850W at the maximum
power point [12]. Fig. 5a shows the typical current-voltage (I-
V) and power-voltage (P-V) curves of the modeled PV array at
1000W/m2 of irradiation and 25 ◦C temperature. The MPPT
controller tracks the output voltage and power by following
the P-V and I-V curves when there is partial shading and the
solar irradiance drops. The controller performance is studied
as shown in Fig. 5b, where irradiance drops from 1000 W/m2
to 400 W/m2 at 0.4 seconds of the simulation time. With the
MPPT controller, the reference dc voltage tracks the PV output
voltage which is then provided to the single stage inverter.
(a)
(b)
Fig. 4. The PWM modulation strategies. (a) Single reference double
carrier (SRDC). (b) Double reference single carrier (DRSC)
D. Efficiency Simulation
First of all, the normal output of the proposed hybrid 5-level
single-phase TCHB inverter is simulated at unity modulation
index, and the results are shown in Fig. 6. Fig. 6 depicts the
five-level line voltage, output current of the TCHB inverter
at RL load. The comparison of the conduction losses and
switching losses in each semiconductor device at rated power
between the all-Si TCHB inverter and the proposed hybrid
TCHB inverter are simulated and shown in Fig. 7a-7b, re-
spectively. It should be noted that the neutral point clamping
circuit that is composed of four SiC diodes and one SiC
MOSFET (as shown in Fig. 3) is updated with two anti-series-
connected SiC MOSFETs in the simulations of the hybrid
TCHB inverter, which can further reduce the device losses
and improve the inverter efficiency. It can be seen that both the
conduction and switching losses are reduced in the proposed
hybrid TCHB inverter. Particularly, the switching loss in the
(a)
(b)
Fig. 5. The PV characteristics and the MPPT implementation (a) The
I-V and P-V characteristics. (b) The PV voltage and DC reference
voltage with various irradiance.
Fig. 6. The output voltage and current with RL load.
S1 of the convetional all-Si TCHB inverter is much larger
than the one in the proposed hybrid TCHB inverter, mainly
due to the high carrier frequency operation of S1 in the all-
Si inverter which generates significant switching losses. As
a result, the efficiency comparison based on the simulated
device losses are shown in Fig. 7c, which illustrates that the
(a)
(b)
(c)
Fig. 7. Comparison of the power device losses and inverter efficiency
between the all-Si TCHB inverter and the proposed hybrid counter-
part (a) conduction losses (b) switching losses (c) inverter efficiency
at various load levels.
proposed hybrid TCHB inverter with DRSC can achieve higher
peak efficiency and higher California Energy Commission
(CEC) efficiency. Specifically, at the nominal load condition,
the proposed TCHB inverter based on the DRSC modulation
method achieves a peak efficiency of 98.97% which is 0.85%
higher than the all-Si TCHB inverter and 0.17% higher than
Fig. 8. The voltage harmonics and THD at unity modulation index.
Fig. 9. Current flow direction during a load short-circuit fault.
the hybrid TCHB inverter based on the SRDC at the same
operating conditions. As for the CEC efficiency, the proposed
TCHB inverter modulated by the DRSC method can achieve
97.64% CEC efficiency, which is 0.79% higher than the all-
Si TCHB and 0.24% higher than the hybrid TCHB inverter
based on the SRDC method. Besides, the output voltage
harmonics and the THD are investigated for the proposed
TCHB inverter modulated by the DRSC and the SRDC PWM
methods, respectively, and the simulated results are shown in
Fig. 8. With the conventional SRDC modulation method, the
THD value for the TCHB inverter is 16.12%, while the THD
value based on the DRSC PWM strategy is reduced to 10.11%
under the same operating condition.
E. Simulation of Load Short-Circuit Behavior
Compared with IGBTs which can typically withstand 10µs
of short-circuit current, SiC MOSFETs have much weaker
short-circuit capability, mainly due to the higher saturation
current level and smaller physical size of the device die
chips. Such issue becomes even worse when the commutation
loop inductance of the power inverter is minimized to reduce
switching losses, since it facilitates a much higher increase
rate of the short-circuit current, leaving very short time for
the over current protection circuit to react. However, super-fast
short circuit protection requirement, such as 0.5-1µs, is very
Fig. 10. Comparison of the short-circuit current between the “SiC+Si”
hybrid TCHB inverter and the all-SiC TCHB inverter.
(a) (b)
(c) (d)
Fig. 11. The measured output performance of the TCHB inverter at
m=0.85 (a) Output power with R-load. (b) Output voltage and current
of the TCHB inverter with R-load. (c) Output power of the TCHB
inverter with RL-load. (d) Output voltage and current of the TCHB
inverter with RL-load.
challenging and may introduce additional problems, such as
EMI noise susceptibility and the like.
In this proposed 5-level TCHB inverter, the SiC MOSFETs
can withstand more than 10µs of short-circuit current, without
any additional short-circuit current protection scheme in the
gate drivers. Such unique benefit results from the hybrid con-
figuration of the SiC MOSFETs and Si IGBTs in the proposed
inverter. As illustrated in Fig. 9, when the fault current flowing
through SiC MOSFETs during a load short-circuit fault, the
short-circuit current flowing through the SiC MOSFET S2 will
be constrained by the faster current saturation in the IGBT S5.
(a) (b)
(c) (d)
Fig. 12. Measured output performance of the TCHB inverter at m=1
(a) Output power with R-load. (b) Output voltage and current of
TCHB inverter with R-load. (c) Output power of the TCHB inverter
with RL-load. (d) Output voltage and current of the TCHB inverter
with RL-load.
The comparison between an all-SiC-MOSFET TCHB inverter
and the proposed “SiC+Si” TCHB inverter under the same
load short-circuit fault is simulated and shown in Fig. 10. As
can be seen, the short-circuit current is constrained at 40A
in the proposed hybrid inverter, much lower than the short-
circuit current of the all-SiC-MOSFET counterpart. In other
words, the proposed hybrid TCHB inverter can ride through
such a load short-circuit fault due to the faster saturation
characteristics of the Si IGBTs in the inverter.
IV. EXPERIMENTAL VERIFICATION
A single-phase five-level TCHB inverter was designed and
implemented in the laboratory. The input dc supply is provided
by four series connected PV panels, with each rated at 32V.
Each PV panel has an open-circuit voltage of 39.5V and a
short-circuit current of 2A. The switching frequency of the
TCHB inverter is set at 1 kHz, while the fundamental output
frequency is set at 50 Hz. On the load side, a power resistor
rated at 100/500W resistor and 12 mH inductor are utilized to
configure the load either as a pure resistive load or as an RL
load.
The output performance of the proposed hybrid TCHB in-
verter is the same as all-Si counterpart, and the main difference
between them is the loss dissipation and efficiency. Here,
the output performance of an all-Si 5-level TCHB inverter
is provided to confirm the operating principle of the inverter.
Fig. 11a-11d show the measured output power, output voltage
and current at R-load and RL-load, at the modulation index of
(a) (b)
(c) (d)
Fig. 13. Measured output performance of the TCHB inverter at
m=1.25 (a) Output power with R-load. (b) Output voltage and current
of TCHB inverter with R-load. (c) Output power of the TCHB inverter
with RL-load. (d) Output voltage and current of the TCHB inverter
with RL-load.
m=0.85. As can be seen that the output power of the TCHB
inverter at pure resistive load is 114W, and their output voltage
and current are 79.7V and 1.44A, respectively. At an RL load,
the input power is 104W, and the associated output voltage
and current are 80.1V and 1.343A, respectively. Likewise,
Fig. 12a-12d show the measured output power, output voltage
and current at R-load and RL-load at unity modulation index
(i.e, m=1). Similarly, Fig. 13a-13d show the measured output
power, output voltage and current at R-load and RL-load at
over modulation index (i.e, m=1.25). All these experimental
results confirm the operation and function of the five-level
single-phase TCHB inverter.
V. CONCLUSION
In this paper, a cost-effective approach based on a hybrid
utilization of SiC and Si devices was proposed to improve
the efficiency of a multilevel TCHB inverter. Specifically,
the auxiliary neutral-point voltage clamping circuit which is
operated at high carrier frequency is configured with SiC
devices, while the H-bridge inverter switched at low funda-
mental frequency is constituted with Si devices. Simulation
and thermal models of the all-Si single-phase five-level TCHB
inverter and the proposed “SiC+Si” hybrid counterpart are
developed in ANSYS Simplorer. Simulation results show that
the peak efficiency of the inverter can be improved by 0.85%
at the nominal operating condition, compared to all-Si TCHB
inverter under the same operating conditions. Also, the CEC
efficiency of the proposed hybrid TCHB inverter can be
improved by 0.79% compared to all-Si TCHB inverter at the
same conditions. Furthermore, the THD performance based
on both the PWM methods of SRDC and DRSC strategies
were investigated for the TCHB inverter, and the compari-
son shows that the DRSC modulation strategy yields lower
THD value. Another advantage is that, compared to all-SiC-
MOSFET based TCHB inverter, the proposed hybrid TCHB
inverter can ride through a load short-circuit fault due to the
faster saturation characteristics of Si IGBTs constraining the
short-circuit current in the inverter. Experimental results are
presented to confirm the performance of the TCHB inverter at
various operating conditions.
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